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ABSTRACT 
This paper presents an algorithm for deriving an 
optimum test sequence for detecting faults in a syn-
chronous machine. In this study, the flow table is 
used as a tool to generate the fault detection tests. 
The fault stuck-at-1 (or stuck-at-0) is said to be 
present when a permanent signal valued l (or 0) appears 
on a component of the machine. Only single faults are 
treated. The result of the procedure is one or more 
test sequences guaranteed to detect a set of faults 
(F ) • 
p 
First, sequential machines with feedback lines 
as memory elements are considered. Then the memory 
elements are changed to R-S flip-flops. Finally, 
several suggestions for further work are made. 
ii 
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The diagnosis o f equipment fai lures is of great 
importance in the field of digital sys t em maintenance. 
In order to maintain digital systems , fir st it is 
necessary to detect any possible failure in the equi p -
ment and then, to isola te the failure to a repai rable 
subsystem . The goal of this paper is t o generate test 
sequences to detect faults , i f any exist, in a sequen-
tial machine . The synchronous s equential machine is 
considered . Machines wi th dif ferent memory eleme nts , 
such as feedback loops and f lip-flops , are investigated 
s eparate ly . 
For fault location in combinational logic , Eldred 4 
and Armstrong5 have deve loped a technique to derive 
t es ts by the use of logical diagrams of the system . 
These techniques are called path sensitiz ing and equiva-
l e nt norma l fo r m, respective ly. De t a ils of these tech-
niques will be given in Chapte r III . Roth 8 ' 9 expanded 
this work with the " Ca lculus of D-Cubes " to find tests 
for combinational logic nets . Poage1 constructed fault 
1 
t ables as a means of performing a specia l kind of net-
work analysis which is ideally suited for fault detection 
purposes . Using thi s t e chnique, t ests with minimal l ength 
can be found as the solution of t he fault table . He also 
developed a method to detect multiple faults by adding 
extra columns to the single fault table. 
Poage's later work 2 ' 3 treats the problem of sequen-
tial machines in a manner analogous to that devised for 
combinational logic nets. The procedure for combina-
tional and sequential nets can be briefly described as 
follows: 
(A) For the generation of fault detection tests for a 
combinational logic net, the following procedure is 
followed. 
(1) Perform network analysis; generate output 
proposition in terms of input propositions 
and element propositions. 
(2) Compute network functions in the presence 
of faults; find each faulty output proposi-
tion. 
(3) Construct the single fault table column by 
column. The fault table is formed by 
assigning each possible fault in (F ) as an p 
element in a column, each input combination 
of (X) as an element in a row, and a cross 
1n row i and column j indicates that the 
input combination of row i will detect the 
single fault of column j. Where (F ) and p 
(X) are defined as a set of faults to be 
2 
3 
detected, and a set of fault-detection 
tests, respectively. 
(4) Use column dominance technique to simplify 
the single fault table. 
(5) Add additional columns to the single fault 
table in order to construct the multiple 
fault table. 
(6) Find the optimum test by performing the 
row dominance technique. 
(B) For a fault detection test sequence of a sequential 
machine, the procedure is as follows: 
(l) Perform network analysis; generate excitation 
propositions and output propositions in terms 
of input propositions and element propositions. 
(2) Tabulate each fault flow table and one fault-
free flow table; label these T1 , T2 , ... , Tm 
and T 0 . 
(3) In construction of the sequential fault table, 
sets of sequences which detect each fault are 
found by forming the product of each fault 
table with T . 
0 
Then combine all the m product 
tables into one final sequential fault table. 
Here the individual product is analogous to 
the single column of the combinational fault 
table. 
4 
(4) Use column dominance techniques to simplify 
the sequential fault table. 
(5) Expand the table into a sequential fault tree 
where the optimum test sequence for the set 
(F ) is found. p 
Several other approaches to the test generation for 
sequential machines have appeared. Galey, Norby and Roth 
derived tests by logically cutting all the feedback loops 
so that the circuit would have no cycles. This method, 
for diagnosis, proceeds as if these cuts were actually 
made. Seshu6 ' 7 determined first how a machine could be 
transformed by a fault. Then he developed four strategies 
for finding a next test sequence which will provide the 
maximum amount of information. The information serves the 
purpose of further partitioning of the faulty machines. 
In other words, an attempt is made to find a test which 
would be able to detect or diagnose the greatest number 
of faults. 
This study is an extension of Poage's work. Basi-
cally, the author tries to treat the problem of finding 
. . 3 faults which may exist in the reset c1rcu1tary Ex ten-
sions of Poage's techniques to find faults in R-S flip-
flop circuits are also considered. Chapter II will pre-
sent the required background of sequential machines, 
5 
faults, tests, and the basic concept of how faults can be 
detected by tests. In the last section, an example is 




A. Sequential Switching System 
A sequential switching circuit is one whose output 
values, at a given time, depend not only on the present 
inputs, but also on inputs applied previously. A general 
model was first introduced by Huffman12 . Huffman's sys-
tern is defined as a combinational network C with some of 
the outputs being fed back to some of the inputs through 
unit delays. It can be depicted as shown in Figure 2.1. 
. Comb . 
Logic 
yl yl 
IYD yn ~ l D 
I D 1 
Figure 2.1. Huffman Model of Sequential Circuit 
The symbols x and y are used for primary inputs and 
feedback inputs to the combinational logic C; Y and z are 
used for feedback outputs and primary outputs, respectively. 
The history of previous inputs is summarized in the states 
of the circuit. 
7 
B. Synchronous Switching Circuit 
A model of a synchronous switching circuit was 
introduced by Mealy, and is shown in Figure 2.2. The 
clock pulses occuring at certain times govern the 
performance of the system. The primary outputs and 
feedback outputs at time t are determined by the primary 
and feedback inputs at t. Then the present feedback 
output, y 1 , will in turn become the feedback input t+ 
vector y for the next time instant t + l. This model 
is used throughout the study. 
Clock pulses governing the circuit 
Figure 2.2. Synchronous Sequential Circuit 
C. Fault 
A fault, in general, is a physical defect of one or 
more components which can cause the circuit to malfunc-
tion. The faults considered in this study are restricted 
by the following assumptions: 
(1) Only one fault can occur at a time, i.e., single 
fault assumption. This implies that a malfunction 
is detected, located and repaired before the next 
fault occurs. 
8 
(2) Only logical faults are investigated, and the types 
of faults are known. The fault may be defined as a 
transformation of a good (or fault-free) machine 
into one of the different possible, known faulty 
machines. If there are m possible faulty machines, 
there are m + 1 machines which should be taken into 
consideration in finding tests to detect all faults. 
(3) It is possible to momentarily reset the feedback 
lines to a known initial state even under failure 
conditions. 
D. Test 
When a particular input is applied to a faulty machine, 
the resulting output may differ from that of the good 
machine. If this occurs, it is said that this input or 
test can detect the fault. For a sequential machine, 
a sequence of input vectors should be applied in order to 
detect the fault. 
Moreover, the different possible outputs of a machine 
for a particular input can partition the machines into 
various groups. Hence, successive inputs, applied to the 
system, may identify the individual fault , or isolate 
the fault to the lowest degree . At that stage , the 
fault is said to be diagnosed . 
E . Summary and Example 
The purpose of this study is to derive a set of 
optimum test sequences (X ) to detect a set of faults 
op 
(F ) in a given synchronous sequential machine . The p 
9 
optimum test sequence is defined as the shortest sequence 
of symbols guaranteed to detect a set of m faults in (Fp) . 
The fol lowing notation wil l be used in this paper : 
(F): the set of all possible faults 
( F ) : p a subse t of (F) selected for particular reasons 
(X): the set of a ll possible input combinations 
(X ) : the set of optimum test sequences 
op 
The reasons for choosing subsets of (F ) is primarily 
for the purpose of simplifying the procedure of deriving 
the test sequences . In general , Poage's technique becomes 
cumbersome and requires a columinous table to find the 
solution , when a ll the possible faults are considered at 
one time. 
An example is given to show the concept of test for 
a combinational circuit . 
Examp l e 2 . 1 . Find the test for a s - a -1 faul t on an input 
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0 l 0 I) 
l l 1 l 
A Fault-Free Truth Table 
A Fault Truth Table with s-a-1 Fault on x 
1 
The input combination x (0,1) can detect the fault 
(x1 , s-a-1), since the outputs are different in the two 
truth tables. 
Chapter III of this study is devoted to the derivation 
of the optimum test sequences for synchronous sequential 
machine together with more extensive examples. 
ll 
CHAPTER III 
DERIVATION OF OPTHlmll TEST SEQUENCES 
A. Network Analysis 
The reason for performing network analysis before 
deriving test sequences is primarily to show how the 
fault may affect the operation of the machine. Unfort-
unately, ordinary Boolean algebra can only describe the 
normal operation of the switching circuits, but not the 
operation in the presence of the faults. The result of 
the network analysis is an expression showing the network 
function as well as indicating all possible faults. 
After a simplification procedure, the required tests can 
be found. 
The general strategy for finding a set of fault 
detection tests, for a class of faults, has been found 
to start with network analysis. For comparison, Armstrong's 
Path Sensitizing* and Equivalent Normal Form 5 (enf) tech-
niques are introduced here. 
Definition of a Path 
A path from G to G is defined as a physical connec-
0 n 
tion traced from one primary input to a possible output as 
shown in Figure 3.1. For example, 'abcde' is considered 
as a path from input x 1 to output z. 
*The Path Sensitizing concept was suggested at Conference 





Figure 3.1. A Path 
In order to detect a s-a-1 fault on wire a (short 
for a ) , several initial values should be assigned as 
1 
shown. This is called the normal condition. Now the 
z 
change to 1 on wire "a" propagates the faulty signal all 
the way to z. Under this condition, the path 'abcde' is 
said to be sensitized, and the fault a 1 is said to be 
detected. Note that not only a can be detected, but 
1 
s-a-l's on b, c, and e, as well as, s-a-0 on d can also 
be detected. By applying the path sensitizing technique, 
an enf for the net is formed. This is demonstrated by 
the following example. First, associate with each wire 
a name, a, b, c, etc., and with each gate a G1 , G2 , G3 , 
etc. Then level the gates with numbers as shown in 
Figure 3.2. The enf is found starting with level number 1. 
The resulting enf is a "sum of products" expression. Each 
literal consists of an input variable subscripted by a 
13 
sequence of gate numbers. The variable and its subscript 





3 2 l Level 
Figure 3.2. An Illustrative Network for enf 
y = (a + b) 4 
( (ef) 1 + (c'd') ) 3 4 
el4fl4 + (g234 h234) d' 34 
el4fl4 + I h' d' g234 234 34 ( 3. 1) 
It has been shown that the enf provides a tcol to 
construct fault tables 5 . Systematically finding the most 
desirable test could be accomplished from the fault 
tables. Desirable tests are those which can sensitize 
many paths so as to detect many faults. 
'I'he network analysis performed in this study lS 
introduced as follows. 
Definition of Propositions 
1. Input propositions 
Associate with each input line, X., two input 
l 
propositions: 
X. : For the signal applied to input line X. l l 
value of 1. 
X I. For the signal applied to input line X. l l 
value of 0. 




The elements of the gate network are the wires con-
necting two gates, primary inputs, outputs, or feedback 
lines. Elements of the system have the property that 
they are binary in nature. Hence, any element, a, may 
appear in any of following states: 
(a) The wire a is normal; i.e., its signal may be 
switched to either value l or 0. 




(b) The wire a is stuck-at-one; i.e., a signal of 
constant value 1 appears on the wire. The 
element proposition is a 1 . 
(c) The wire is stuck-at-zero; i.e., a signal of 
constant value 0 appears on the wire. The 
element proposition in this case is a 0 
In summary, any element, a, can have three propositions, 
15 
3. The output propositions 
The output propositions are expressed ln terms of 
input and element propositions. The output proposition 
can describe the signal on the wire and the circuit per-
formance of the machine. For example, consider a single 
AND gate. 
X aD _____ b____ r---c ______ _ z 
y 
The proposition for wires a, b, and c are x, y, and xy, 
respectively. Further, the proposition which can des-
cribe the logic operation in the presence of faults are 
given as follows: 






X an + al 
appearing 






express a signal of value l 
wire a. 
express a signal of value 0 
wire a. 
The output propositions of the gate are, 
for 
P = (P P )c + c 1 c a b n 
(Pacn + cl) (Pbcn + cl) 
A compressed form of notation for the proposition is, 
convenience, to drop c n 











PI (c ) 
a 0 
lc + co n 
+ co) (PI c + co) b n 
. Pb(co) 
Note that several theorems such as 
(X + Y ). .. = X Z + Y Z , 
XY + Z = (X + Z ) ( Y + Z ) , 
X = X + X, 
16 
( 3 • 2) 
( 3 • 3) 
XX = X, etc. have been applied to obtain a standard 
sum of products form. Further, for convenience, the 
final results are condensed into their compressed nota-
tion form. For a more complicated circuit, the analysis 
procedure is done backwards, from the output level to 
the primary input level. At each level, the above 
theorem and compressed notation technique must be applied 
to avoid a very combersome standard form. The above 
definitions and techniques are demonstrated by Example 3.1. 
Example 3.1. Find the excitation propositions and output 









b f j 
l 





Figure 3.3. A Sequential Circuit With Two Feedbacks 





(2) Apply theorem (X + Y)Z 
m 
n 
xz + YZ and X + x 
P(Y ) = (P m + m ) + (P' m + m ) 1 e n l f n 1 
(3) Reduce it into compressed notation form: 
( 3. 4) 
X: 
( 3 • 5) 
P (Y ) = P (m ) + Pf' (m ) ( 3. 6) l e l l 
Again using the same techniques, one can find the 
final standard form systematically. 
18 
( 3 . 7) 
To sum up, the excitation proposition and output 
proposition could be found by applying thre e steps : 
(1) Regard each t erm as an individual output. Find 
the output proposition in terms of its input 
propositions and element propositions . 
(2) Use proper theorems to e xpand the expression 
into a sum of products form . 
(3) Reduce the form to its compressed notation form . 
The three steps are used level by level until 
the primary inputs have been r eached. 
Hence , P(Y 2 ) and P(Z) are found as follows: 
P(Y2) = Yi<aogon l ) +xi (bogonl) + x2(clhlnl) · y2(dlhlnl) 
( 3. 8) 
P(Z) = (yl (aleljlll) · xl (bleljlll) + x2(gofojlll) 
+ y~(dOfOjlll)) . (yi(aOgOklll) + xl (bOgOklll) 
( 3 . 9) 
Output functions in the presence of faults 
If the wire b is now stuck-at-1 , in the previous 
e xample, the element propositions b 1 , an, .. . ,1n are assigne d 
to be true, and the others to be false. 
functions are formed as follows: 
x 1 (b 1 e 1m1 ), to demonstrate the technique. 




(((ylan + al)en + el)mn + ml) (((xlbn + bl)en + el)mn + ml). 
Under the fault b 1 , 
Substitute those values into the above term: 
yl(alelml) •xl(blelml) \ 
bl 
0. 
(((y 1 ·l + O)l + 0) l + 0) (((x1 ·0 + l) l + 0)1 + 0) 
yl·l = yl. 
Therefore, 
Simili.arly, 
Y + x' + y' l 2 2 (3.10) 
(3.11) 
(3.12) 
The above expression is equivalent to a permanent 
signal of value l at wire b, when deriving the output func-
tion using ordinary Boolean Algebra. 
B. Derivation of Fault Detection Test Sequences 
A more The procedure has been stated in Chapter I. 
detailed description of the overall concept is given in 
Figure 3.4. 
20 
~ Circuit Diagram ~ 
;T!o Set of 
Excitation Proposition~ Output Proposition 
(P(Y.)) 1 i = 1 1 ••• 1 m p ( z) l 
~ -=:::::=::::::_ J 
------A Set of l\. 
Fault Flow Tables Normal Flow Table 
(T. I T. ) 'T' 
ll lo ~0 
A Set of 
Product Tables 
(PT i I PT. ) 









2equences for ( F p) 
Figure 3.4. Flow Chart of Overall Procedure 
The following example lS used to illustrate the 
procedure. The machine is said to be able to reset to 
a particular initial state (00) 1 even in the presence of 
fault. 
21 
Example 3.2. Find the set of fault detection test 
in the following sequential logic. Note 
that not all possible faults are considered. 











Reset to 00 
Figure 3. 5. A Sequential Network With Two Feedbacks 
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(2) Excitation propositions and output proposition : 
P (Z) = (( x 1 (aOjlql s l) · yl (bljlqlsl) + x(clklqlsl) · y2 (d l k l q lsl)) 
(x(ellOrOsl ) + Y2 (folorOsl)) (x l (gomorOsl) + Yl (hlmOrosl) ) . 
. . (3 . 15) 
(3) Construction of the fault-free flow table, T0 , and a 
set of fault flow tables for 
(T. , T. ) = (T I Td I 
~1 ~0 al 1 
X 
0 1 
0010 01,0 1\ 
01,0 11 , 0 
11,0 10 , 1 ) 
8 
c 
10 , 1 00 ,0 D 
(F ) I \vhich p 




A , O P. , O 
B , 0 c , o 
C ,O D, l 
0 1 1 l\ , 0 
arc : 
Table 3 . 1 . A Fault-Free Flow Table , T0 
In the presence of fault a 1 , the propositions reduce 
to the following form : 
p (Y 1) I = xy . . . . (3 . 16) 
al 2 
P(Y 2 >1 = x l y + xy l 
(3 . 17) 
al 2 1 






Hence the set of fault flow tables are found as shown ln 
Table 3.2. 
X X 





0 1 X 
A, 0 B,O A 
B,O C,O B 
B,O D,l c 





















































































Table 3.2. A Set of Fault Flow Tables, (T ,Td ,T ,T ) 
al l el q1 
(4) Construct the set of product tables 
(PT. , PT. ) == 
ll lo 
(PT I PTd ' PT 
al 1 el 
To start with the same initial state A, the entries 
of each product table are found as the product of corres-
ponding states in T0 and each fault flow table. 
If a new 
entry occurs, such as (CB,OO), with the same output value, 
a new row should be added since a new state in the product 
table has occured. However, the output value cannot 
indicate the fault yet. Therefore, if an entry like 
24 
(DC,lO) or (DA,lO) occurs, this entry is marked with a 
cross "X". There is no need to add a new row since 
the fault is already detected. 
The major purpose of a product table is to denote 
a set of sequences. The internal states of the component 
machines and their outputs are of secondary importance. 
hence, the product table, PT , can be trimmed down to a 
al 
form shown in Table 3.3. 










X 0 1 
AA,OO BB, 00 
BB, 00 CC,OO 
CB,OO DD,ll 
CB,OO DC,OO 
DA, 10 AA,OO 
X 0 1 
E E F 
F F G 
G H I 
H H X 
I X E 
Flow tables for the remaining faults of (F ) are derived p 
in a similar manner. 
X 0 1 
J J K 








X 0 1 
L M s 
N 0 T 
N p u 













(PT ,PTd , PT 
al 1 el 
( 5) 
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Construct a sequential fault table. It is star t ed 
with an initial product state (EJLS) , where each 
literal corresponds to the initial state of each 
product table. New rows a re added when new states 
occur. The table is completed when there is a row 
containing all entries which have occured as pre-
vious entries . 
X 
al dl el ql 0 1 
E J L s I:; J L X F K M '1' 
F K M T F K N T G X 0 u 
F K N 'I' F K N 'I' G X p u 
G X 0 u H X X u I X Q v 
G X p u H X R u I X X v 
H X R u H X R u X X X v 
I X Q v X X Q v I.: X L X 
Table 3 . 4. Sequential Fault Table 
(6) Simplify the sequential fault table by column 
dominance technique. First remove all the letters 
and leave only crosses i n the table. Fault d 1 need 
not be considered since its column dominates columns 
for faults a and e 1 1. Any sequence detecting 
fault a 1 must use entry (XXQV) or entry (XXXV) . 
Fault d 1 can also be detected by these entries 
and thus contributes nothing to the derivation 
of the test. 
al d 1 el ql 
X E J L s X 
F K l\1 'I' 
F K N 'I' 
0 G X 0 u X X 
G X p u X 
H X R u X 
I X Q v X X 
E J L s 
F K M T X 
F K N 'I' X 
1 G X 0 u X 
G X p u X X 
H X R u X X X 
I X Q v X X 
Table 3.5. Simplification Process Table 
(7) Expand the simplified sequential fault table into 
26 
a sequential fault tree. In terms of the sequential 
fault table, an optimum test is the shortest sequence 
of input symbols using a set of entries having at 
least one cross in every position. Figure 3.6 illus-
trates the process of finding a sequential fault 
tree. The process is as follows. 
(a) Start with t he initial state , (ELS ) . Input 
variable x (valued 0 or 1) o r a reset value 
is applie d to the system . The three product 
s tates result as the next level of the tree . 
I t is assumed, in this example, that a reset 
signal a nd input signal cannot be applied 
simultaneous ly. If a reset signal can be 
applied s imultaneously with an input symbol , 
it must be regarde d as an additial i nput 
variable . In this event , the number of 
27 
branches leaving a product state wil l be twice 
the number of input symbols; four in t he e xample . 
(b) If a cross appears in a product state , all sub-
sequent branches must contain a cross in the 
same position . If a product state has 
appeare d previously , it is checked out and 
can no longer be considered as another initial 
s tate at this level . Further extension of 
this b ranch will result in an identia l path 
and hence is frui tless . 
{c) The branch is terminated if all three product 
states have appeared previously and are to 
be checked out, or , if a p roduct s tate with 
all crosses has occured . 
(d) Then, the optimum tests are those input 
sequences along the branches from the 
initial state (ELS) to the terminating 
states with all crosses, (XXX) . 




p) = (01101, 11011) . . . . . . . . . (3.13) 
* * 
Figure 3 . 6. Sequential Fault Tree and Results 
C. Limitations and Possible Improvements of the Procedure 
The procedure presented in the previous sections has 
several limitations. First, the resulting test sequence 
29 
can only detect a specific set of faults, (Fp). Practi-
cally, if (F ) contains all the possible m faults, the 
p 
flow tables will be too large. Hence, it is quite 
reasonable to consider applying path sensitizing con-
cepts, to determine which faults should be chosen as a 
set, in order to save unnecessary work. Note that feed-
back loops should be considered as a part of the path. A 
suggestion on path sensitizing techniques for sequential 
machines is presented in Chapter VI. 
Secondly, one of the assumptions stated that a 
machine, even in the presence of faults, may be reset to 
a particular initial state. What happens when the reset 
cannot force a defective machine to the initial state, 
q~? The modified system was investigated by Poage and 
is introduced in the next chapter. 
The last limitation is due to the memory consuming 
nature of the procedure; therefore, it can only be applied 
to relatively small machines. As a result, practical 
applications are restricted to small modules or snecial 
units. However, many circuits to be checked frequently 
are comparatively small, and larger networks usually con-
sist of repeated or iterative structures. This procedure 
can first be applied to small basic modules individually. 
Then, the results can possibly be combined to obtain an 
overall and complete test set. 
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In Chapter IV, detection of faults from a set con-
taining reset failures is considered. The modified 
system will become more memory consuming since more flow 
tables should be taken into consideration. 
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CHAPTER IV 
DERIVATION OF OPTIMUM TEST TO DETECT FAULTS FROM A SET 
CONTAINING RESET FAILURES 
A. Introduction 
The assumption made for the approach described in 
the previous chapters states that a reset signal can 
always force the set of all m+l machines, M0 , M1 , ... ,l\1m 
into some initial or starting state, qA. What happens 
when the reset does not guarantee this condition? Two 
undesirable consequences of this condition will be con-
sidered in this chapter: 
(1) Certain feedback lines, under fault conditions, can 
not possibly be reset to a particular initial state 
(2) Some feedback lines are permanently reset to a 
particular state q . 
A 
One may say that the feedback 
input is stuck at the reset value. It is determined 
that this reset signal can be found to be equivalent 
to an input signal, when the reset fault is present. 
In both cases, the previous flow tables would have to 
be modified for deriving fault detection tests. This is 
done by adding an extra column, called the reset column, 
to the excitation table, to show the effect of reset 
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failures. The other parts of the procedure are similar 
to the previous system. The result, however, will con-
sist of test inputs as well as the reset inputs. This 
is demonstrated in the following example. 
Example 4.1. To show the addition of reset columns to 
the normal flow table and flow tables 
with reset faults, respectively. The 
sequential network is shown in Figure 3.5. 
(1) The normal excitation table is modified to the 
following form: 
X Re , 
0 l Re 
00,0 01,0 00 
01,0 11,0 00 
11,0 10,1 00 
10,1 00,0 00 
Hence the normal flow table turns out to be 
x,Re 
0 l Re 
---
A A, 0 B,O A 
B B,O c,o 1- fl-_ 
c c,o D,O A 
D D,l A, l A 
Table 4.1. A Normal Flow Table with Reset Column 
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(2) Suppose now that y can not be reset to an initial 1 
( 3) 
0 state; i.e., the reset signal cannot change the 
present state of y . 
1 
To show this effect in the 
excitation table, the Y1 portion of the reset 
column is replaced by the y
1 
column, but leaves the 
column for input x unchanged. 








1 Re I 0 1 Re 
01,0 00 A A, 0 B,O A 
ll,O 00 B B,O C,O A 
10,1 00 c C,O D,l D 
00,1 00 D D,l A, 0 D 
S,Z 
A Reset Fault Flow Table with Reset 
Column 
Consider now that the memory element y is per-
1 
manently reset; i.e., the reset column is not changed, 
but the Y portions of columns x = 0 and x = 1 are l 
replaced by the y 1 portion of the reset column. 
R , ,._e X Re , 
0 1 Re 0 1 H.e 
00,0 01,0 00 A A, 0 B,O A 
01,0 01,0 00 B B 0 B 0 A 
Ol,!J 00,1 00 c B,O A, 1 A 
OO,l 00,0 00 D A, l A, 0 A 
Table 4.3. Another Reset Fault Flow Table 
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B. Change in Procedure When Deriving the Optimum Tests 
Since a reset does not always return a defective 
machine to the initial state, more than one product table 
is required to describe one machine, under fault conditions. 







both yl and y 2 cannot be 
initial state ( 0 0) , and 
(Rl) denoting that both yl and y2 are per-
manently reset to the initial state ( 0 0) • 
Product tables PT , PT , PT , and PTR can be 
al el ql - l 
easily found as done previously. 
For the fault R0 , one does not know which of the 
initial states to start with. Hence, all the four 
starting values, A, B, C, and D have to be considered 
individually to avoid the possibility of a test which 
fails to detect a fault under certain initial conditions. 
The set of product tables for fault R0 
is 
(PTR-A, PTR-B, PTR-C' PTR-D). 
0 '0 0 0 
The final product, of the four product tables, can 
be formed in a list sequence which detects fault R0 , 
regardless of the initial states. 
(1) Forming the set of flow tables for (F ) 
p 
x, .._ e ,Re 
0 1 Re 0 1 
A A, 0 B,O A A A I 0 B,O 
B B,O C,O A B B,O c,o 
c C,O D,l A c B,O D,l 
D D,l A, 0 A D A I 0 A, 0 
x,Re x, R e 
0 1 0 " Re ..L 
A A,O B,O A A A I 1 B,O 
B A, 0 c,o A B B,O c,o 
c D,l D,l A c c,o D,l 
D D,l A, 0 A D D,l A,l 
x,Re X Re I 
0 1 Re 0 1 
A A, 0 B,O A A A, 0 A, 0 
B B,O c,o B B A, 0 A, 0 
c C,O D,l c c A, 0 A,l 
D D,l A,O D D A, 1 A, 0 
"x, Re ~0 
A I A,O 
Table 4.4. A Set of Flow Tables 
(2) Forming the set of product tables 

















































L L M 
M N 0 
N N p 
0 X Q 
p R X 
Q 0 L 
R R }( 
x , Re 
0 1 
E F F 
= PT F ql G 
Table 4.5. A Set of Product Tables 
b) The set of product tables for R
0
, 
(PTR-A, PTR- B' PTR-C , PTR-D) 







































' 0 1 
AA E E F 
AB F F G 
AC G G I 
AB H H K 
AD 
-
I I E 
AC J J X 
AC K K X 
AD L X M 
AA M M N 

























































































BC K BCOO COOl AC 
CC L ("(".0() nn.11 AC 
AC M ACOO BDOl AC 
DD N DOll AA.OO AD 






























= PT - B Ro 
= PT - C Ro 
= PT - D Ro 
Table 4.6. A Set of Product Tables for (R0 ) 
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C. Results 
Once the product tables have been formed for all 
faults of (F), the derivation of an optimum detection p 
test proceeds exactly as in the previous chapter. In 
other words, the product of eight product tables for 
the fault set, (Fp) = (a1 , e 1 , q 1 , R0 , n1 ) is formed to 
obtain a sequential fault table. Dominance simplifica-
tion is used, and the resulting test sequence is found 
to be 
X = (1101 Re 0). 
op 
Note that the reset value is treated as a part of the 
test sequence. It implies that Re 0 at the beginning. 
Compare the results with test derived for the same 
network in Chapter III: 
(a) 
(b) 
(F ) p 





, q ) · (X ) = l , op 
(a 1 , e 1, q 1 , R 0 , Rl) ; 
(01101; 11011). 
(X ) = 1101 Re 0. 
op 
The result has the same length, five test inputs, but 
detects more faults. 
The next chapter will describe the derivation of 
optimum tests for flip-flop circuits. The procedure will 
be modified to sequential networks containing R-S flip-
flops. An example is investigated in detail to deroonstrate 
the proposed technique. 
CHAPTER V 




In Chapter III and IV, the memory elements for the 
sequential machine were represented by the presence of 
feedback loops. Practically, the flip-flop (bistable 
multivibrator) is a more useful memory device for binary 
digit storage and switching functions, because of its 
speed and bistable characteristics. This chapter is 
devoted to the derivation of fault detection tests for 
sequential machines having only R-S flip-flops as memory 
elements. 
Some characteristics of R-S flip-flops are stated as 
follows: 
(1) The Reset-Set flip-flop circuit can be repre-
sented by either the symbol shown in Figure 
5.1 or by two NOR gates as in Figure 5.2. 
---i_l : ____ _;---:' 










When x = S, it is called the set input; i.e., 
S = 1 can set y to one, and when x 
is called the reset input; i.e., R 
set y to zero. 
R, it 
1 can 
(2) The truth table and characteristic function 
of an R-S flip-flop are shown as follows: 
s R y y 
0 0 0 0 
0 0 1 1 
0 1 0 0 
0 1 1 0 
Y = S + R'y . ( 5 . l) 
1 1 0 d 
1 1 1 d 
1 0 0 1 
1 0 1 l 
Table 5.1. Truth Table of R-S Flip-flop 
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Note that the situation where S = R = 1 is assumed 
not to occur. It can only happen when certain faults 
cause this state to occur. 
section. 
This is discussed in a later 
(3) Therefore, the state transition function is 
Y = f(x,y) 
where x = R, S and Y is the result state. 
B. Modified Sequential Model 
The flip-flop is called an internal memory device. 
The feedback nature of the flip-flop is not as clearly 
presented as before. Hence, the general model for a 
sequential machine described in Chapter II seems to be 
inaccurate. However, feedback lines are actually con-
tained within the flip-flop circuitry. In this chapter, 
the faults within the block of flip-flops are not 
considered. 
To express the presence of R-S flip-flops, the 
synchronous sequential model is modified to the form 








































Figure 5 . 3. A Synchronous Sequential Model with Flip- Flops 
where, xi: primary input , i = 1,2 , . .. , n. 
zj : primary output , j = 1 , 2 , 3 , ... , rn. 
Sk: set input for kth flip- flop . 
Rk : reset input for kth flip-flop . 
yk: flip- flop output for kth flip- flop 
k = l,2 , .. . , p . 
C clock pulse governing the operation of the 
circuit . 
The r eset assumpt ion is again used t o force all 
m + 1 machines into a part icular initi al state q A. 
C. Change of Procedure for Deriving Optimum Tests 
(1) Network Anal ysis 
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The output proposition remains unchanged . For the 
excitation propos i tion, let 
P(S) be the excitation propositi on for set 
inputs . 
P(R) be the excitation proposition for reset 
inputs . 
{2) For ming t he Flow Tables 
Again , a giv en machine is analyzed to obtain a set 
of m + 1 flow tables (T0 , T , . .. , T) fo r machines 1 m 
( t-10 I M I •• • , M ) • 1 m Her e m + 1 t r ansition tables are 
requir ed in order t o find the fau l t flow tables . 
(3) Forming the Product Tables 
A sequence which detects each fault is found by 
comparing tables T , T , ... , T with T0 , individually . 1 2 m 
The results are called a set of product tables , 
(PT I PT , ... , PT) . 1 2 m 
(4 ) The Sequential Fault Table 
Combine all the m product tables, resulting in a 
sequential fault table . The column dominance 
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simplification process is performed, then , to wipe out 
those sets of sequences which contain (or dominate) 
other sets . The result is called a simplified se-
quential fault table . 
(5) Sequential Fau l t Tree and Result 
Optimum test sequences are found by expanding the 
simplified sequential fault table into a sequential 
fault tree . 
A flow chart for the derivation of optimum t ests for 
fault detection in sequential machines containing P.- S 
flip- flops is shown in Figure 5.4 . An example is given 









p ( z) (P(S;) ,P (R;)) 
'\ !/ L ~ \.1/ 
A A Normal 
Set of Fault Excitation 
Exci . Tables Table 
J,. w 
A A Normal 
Set of Fault Transiti on 
!rransi . Table~ 1'able 
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A A Normal 
Set of Fault Flow Table , 
Flow Tables To 
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Sequenti al Fault A Set of Optimum 
' --;;;; Test 
Tree Se q uences 
Figure 5 . 4 . A Modified Flow Chart for Fault Detection of 
A Flip- Flop Circuit 
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D. An Example 
Find optimum tests for t'ne set of faults 




to 0 g 
h 
Figure 5.5. A Sequential Net with One R-S Flip-Flop 
(l) Network Analysis 
P(S) p p e + e 
a b n l 
= xl (alel) . x2(blel) . . . . . . . ( 5. 2) 
p (R) = P'P'f + fl c d n 
= xi (cOfl) . x2(d0fl) . . . . . ( 5. 3) 
P(Z) = (P +P )m + rn 
k 1 n 1 
= Pk(ml) + Pl(ml) 
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= pipj (klml) + PjPh(llrnl) 
= y(ilklml) · xl(glklml) + y ' (j0llml) · x2(hlllml) 
• • • • • • • (5 . 4) 
(2) Forming Flow Tables 
a) If no faults occur , the propositions reduce to 
P(S) xlx2 . . . . . . . . . . (5 . 5) 
P(R) = x 'x' 1 2 . . . (5 . 6) 
p ( z) = yxl + y ' x . . 2 . . . . . . . (5 . 7) 
The excitation table , transition table and flOV/ table 
arc 
y 00 01 11 10 
0 01,0 00,1 10 , 1 00 , 1 
1 01,0 00 , 0 10 , 1 00 , 1 
SR , Z 
00 01 11 10 
0 0,0 0,1 1 , 1 0,0 
1 0 , 0 1 , 0 1 , 1 1,1 
Y,Z 
00 01 11 10 
A A, 0 A, 1 B,l J\ 1 0 
B A,O D I 0 B, l 13 , 1 
S , Z 
Table 5 . 2 . The Normal Case 
4 8 
b) I n the presenc e of fault al ' 
p (S) I = x2 . . . . ( 5 . 8) a l 
P (R) I a = x ' x ' . . . . . . ( 5 . 9 ) 1 1 2 
P ( Z) Ia = y x l + y ' x 2 (5 . 10) 1 
The circled e n t ries indicate the malfunction caused 
by fault a 1 . 
X X 
y 1 2 00 01 11 10 
0 01 , 0 10 , 1 10,1 00 , 0 
1 01, 0 10 , 0 10,1 00,1 
SR , Z 
X X 
y 1 2 00 01 11 10 
0 0 , 0 1 , 1 1 1 0 0 
1 0 , 0 1 , 0 1 , 0 1 , 1 
Y, Z 
00 01 11 10 
A A , 0 @ , 1 B, 1 l\ , 0 
B A , 0 B , O B, 1 B,l 
s , z 
5 3 The Fault Flow Table T Table . . a
1 
c) In the presence of fault g 1 , 
p (S) I = xlx2 . . . . g1 
P(R)Ig1 = x ' x ' 1 2 . . . 
P(Z) lg l = y + v ' x 
- 2 . . . 
(5 . 1 1 ) 
(5 . 12) 
(5.13) 
T = g1 
00 01 11 10 
0 01, 0 00,1 10 , 1 00 , 0 
1 01 , 1 00,1 10 ,1 00 , 1 
SR , Z 
X X 
y 1 2 00 01 1 1 10 
0 0 , 0 0 ,1 1 , 1 0 , 0 
1 0 , 1 1,1 1 ,1 1 1 
Y, Z 
x2 
00 01 11 
A A , 0 A 1 B 1 
B A , G) s ,G) B , l B, l 
S , Z 
Table 5 . 4 . Fault Flow Table Tg 
1 
d) In the presence of fault 11 , 
P ( S ) l1 = x1x2 . . . 
1 
P (R) 11 = x'x' . . . . . . 1 1 2 
P(Z) 11 = x1y . . 1 
y 00 01 11 10 
0 01 ,0 00 , 0 10,0 00 , 0 
1 01 , 0 00 , 0 10 , 1 00 , 1 
SR , Z 
. 
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(5 . 14) 
(5 . 15) 
(5 . 16) 
y 00 01 11 10 
0 0 ,0 0 , 0 1 , 0 0,0 
1 0 , 0 1 , 0 1 , 1 1 ,1 
Y, Z 
X X 1 2 00 01 11 10 
A A , 0 A,6) 13 ,<0) A I 0 
B A , 0 B,O B , 1 B, l 
s , z 
Table 5 . 5 . Fault Flow Table T1 1 
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{3) Forming Product Tables 
= 
The set of product tables is formed by the product 
of T 0 with T1 , T2 , ... ,Tm i ndividually . When a new 
s t a t e occurs with t he same output value , a new row 
is to be added . I f an entry occurs with dif f e r e nt 
o utput value s a cross i s th en placed in that e ntry . 
a) PTa = TO • T 
1 al 
X X X X 
1 200 01 11 10 1o3 01 11 1 0 
A AO Al Bl AO A AO B1 B1 AO 
B AO BO Bl Bl B AO BO B1 B1 
X X X X 1 2 00 0 1 1 1 10 ·~2 01 11 10 
AA 
= A B 
AAOO AB1 1 
_AAOO ABlO 
31311 AAOO 
bB11 ABOl = 
c c D E I c 
D c X E X 
38 i\AOO BBOO BB11 BB11 E c 
Tabl e 5 . 6 . Product Table PTa 
1 















00 01 11 10 00 0 1 1 1 1 () 
AO Al Bl AO A AO Al Bl AO 
AO BO Bl Bl B Al Bl Bl Bl 
(}(} 01 11 10 
AAOO AAll BBll AAOO F F F G F 
= 
AAOl BBOl BBll BBll G X X G G 
Table 5 . 7 . Product Ta ble PT 
gl 
00 01 11 10 
AO Al Bl AO 
AO BO Bl Bl 
00 01 ll 
AAOO AAl O 3Hl0 








01 11 10 
AO BO AO 
BO Bl Bl 
I I X X I 
J I J J J 
Ta ble 5 . 8 . Product Tab le PT1 l 
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(4) Forming Sequent ial Faul t Table 
Combining all the flow t ables and starting at t he 
initial state CFI , the sequential fault table is 
formed by adding a new r ow t o the table when a n ew 
state occurs . The table is complete when there is 
a row for every entry that has appeared previously . 
00 01 11 10 
I CF I DFX EGX CFI 
D F X CFX XFX EGX XFX 
E G X cxx EXX EGX EGX 
CFI 
0 0 DFX X EGX X X 
CFI X 
0 1 DFX X X 
EGX X X 
CFI X 
1 ]_ DFX X 
EGX X 
CFI 
1 0 DFX X X 
EGX X 
T bl 5 9 Sequen tial Fault Ta ble and Simplification of a e . • 
Sequential Fault Table 
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(5) Sequential Fault Tree and Result 
Figure 5 . 6 . Sequential Fault Tree 
From Figure 5 .6, it can be determined that the 
resulting set of optimum test sequences are 
(X ) = ( (00 , 11 , 01 , 01); (01,11,01,01); (01,01 , 00 ,11 ) ; 
op 
(10 , 01 , 00,11)) 
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E. Discussion 
A fault can sometimes cause R = S = l to occur 1n the 
transition table. The (ll) entry of the table will then 
provide no information concerning fault detection since 
the value in the corresponding flow table is a 'don't 
care' entry. This situation is illustrated by the fol-
lowing example. 
Example 5.2. 
If the fault d 1 occurs, in the previous network, 
the excitation and output propositions are reduced 
to 
P(S) jd xlx2 (5.17) 
l 
P (R) ) d x' . (5.18) 
l l 
P(Z) ld = yxl + y'x2 (5.19) 
l 
The excitation, transition, and flow tables are 
formed as follows: 
00 01 ll 10 
0 00,0 00,1 ll,l 01,0 
l 00,0 00,0 ll,l Ol,l 
SR, Z 
00 01 ll 10 
0 0,0 0,1 d,l 0,0 
l l,O 1,0 d,l 0,1 
Y,Z 
55 
00 01 11 10 
A 
_)\ I 0 A,l @ ,1 A,O 
B, @ , 0 B , O @ ,1 ~,1 
S , Z 
Table 5 . 10 . Don't Care Entries Caused by Fault d 1 
The entries , which are different Zrom the normal 
flow table , are marked by circles as shown in Table 
5 .10 . Fortunately , the t est sequence for d 1 can be 
found by the other t wo c ircles , @ a nd @ , when forming 
the product table. The ' don ' t care ' conditions are 
regarded as normal , since they contribute no information 
fo r the t est sequence . However , if only circle s por-
tions of the flow table are don ' t cares, one cannot 
detect this particular fault . 
F . Summary 
The object of thi s chapter was to describe a tech-
nique for deriving optimum test sequences for synchronous 
sequential machines with R- S flip-flops . It is seen that 
the reset constraint must be used in the system. Fault s 
in the reset circuitry were not considered . 
The R-S flip-flops are represented by blocks . The 
technique can be applied to the outside of the blocks . 
The next chapter will present a conclusion to the study , 
and some suggestions for further work . 
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CHAPTER VI 
CONCLUSIONS AND SUGGESTIONS FOR FURTHER WORK 
A. Conclusions 
The purpose of this study was to derive fault 
detection tests for sequential machines. The procedure 
starts with network analysis. That is, the machines are 
characterized by input symbols, internal elements and 
internal states, which are suitable to form a set fault 
flow tables. An algorithm is then presented to generate 
the set of optimum test sequences that is guaranteed to 
produce an output sequence different from ths normal 
output sequence. Then, the set of fault (F ) is guaran-p 
teed to be detected by the test, if one of the faults in 
the set occurs. 
The sequential machine considered in this study 
must be in pulse mode operations, since errors caused by 
timing are not included. Hence the occurance of races, 
critical or noncritical are automatically avoided. 
Besides, oscillations are not allowed to occur in the 
system; otherwise the technique will not work. Conse-
quently, if no ultimate stable state is entered, the 
fault cannot be detected. 
The possible size of the sequential machine which can be 
analyzed using flow tables as an approach, is comparatively 
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small. This is because the size of the flow table and 
the sequential fault tree will become too large to 
handle when the network has a large number of primary 
inputs and gates. However, the procedure may provide 
the beginning of a clear approach to fault detection 
in sequential logic. 
B. Suggestions for Further Work 
The objective of this section is to present some 
ideas for more practical approaches to fault detection 
is sequential logic. 
As stated in section 3.3, the path sensitizing con-
cept is fruitful for defining the fault set (F ) . 
p 
If a 
proper set of faults is chosen such that the resulting 
test can sensitize all the paths within the network, all 
faults in the network will be detected. So far, the 
technique for sensitizing the path consisting of feedback 
loops is still unexplored. An immediate approach to the 
problem is to break those feedback loops and treat the 
network as if it were combination logic. However, it is 
hoped that it would not be necessary to break the feed-
back loops. Instead, it may be possible to use flow 
tables as an approach to develop a system which is able 
to consider feedback loops as a section of the path. 
Consider the network in Figure 6.1 as an example: 
The feedback output Y and network output Z, in terms of 
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primary inputs and internal connecting lines, with sub-




Z (e.f) 3 
((d + c)23f3) 
y 
a 1\ I d --(._ I 
b L) \ e 1\ c 
f I L-( ~) 
I 
3 2 1 
Figure 6. 1. A Typical Sequential Circuit 
z ( (a·b) ) f3 + c23 f3 123 
al23 bl23 f3 + c23 f3' 
y (d + c)2 
= (a·b),~ + c2 
.LL: 
a b + c2. 12 12 
z 
Level 
( 6. l) 
( 6 • 2) 
The resulting expressions can be called t~e equiva-
lent normal forms for sequential logic, which is anulogous 
to the enf in combinational logic. 
The problem arises when one wishes to generate a set 
of fault flow tables from the result of the sequential enf. 
More work on this technique could be fruitful for fault 
detection procedures. 
The procedures which have been described are limited 
to pulse mode operation. The extension of the system to 
machines with fundamental mode operations needs to have 
some kind of timing analysis for the network, such as 
associating a fix time delay to each gate. Hence, rnce 
conditions and oscillations could be considered. The 
rest of the procedure is found to have no significant 
difference for machines with level inputs (fundamental 
mode operation) . 
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